







TNETD7200 BOOT CONFIGURATION

ALL BOOT CONFIG RESISTORS SIZE 0803




- EA(23:22) : FLASH WIDTH:
00 8-BIT FLASH
01 16-BIT FLASH(Default)
- EA(21) : Endian:
0 -- Little Endian
1 -- Big Endian(Default)
- EA(20:18) : Boot Location:
000 - Reserved
001 - Boot from CS0(Flash)(Default)
010 - Boot from CS1(SDRAM)
011 - Boot from CS2(8-bit Asynchronous Memory)
100 - Boot from CS3(16-bit Asynchronous Memory)
101 - Boot from small EEPROM
110 - Boot from large EEPROM
111 - Boot from VLYNQ
- EA(17) : PLL Mode:
0 -- PLL mode(Default)
1 -- All PLLs are bypassed
- EA(16) : Watch:
0 -- Watchdog timer enabled after reset(Default)
1 -- Watchdog timer disabled after reset
- EA(15) : Reserved
- EA(14) : EMF Rate:
0 -- half the speed of the system bus.
1 -- the same speed as the system bus (Default)
- EA(13) : EMF Test:
0 -- External memory controller is in normal operating mode (Default)
1 -- External memory controller is in test mode.
- EA(12) : VLYNQ_CLOCK_DEFAULT_DIRECTION:
0 -- VLYNQ CLOCK is an input(Default)
1 -- VLYNQ CLOCK is an output
- EA(11) : MPS asynchronous mode control:
0 -- The internal system bus frequency of operation is equal to frequency of the MPS processor clock
1 -- The internal system bus frequency of operation is equal to half the frequency of the MPS processor clock (Default)
- EA(10:3) : Reserved
- EA(2) : ADSL Reset Control:
0 -- ADSLSS reset controlled by software(Default)
1 -- ADSLSS reset is de-asserted
- EA(1) : MPS Clock Mode:
0 -- MPS processor clock is synchronous to the system clock
1 -- MPS processor clock is asynchronous(Default)
- EA(0) : Reserved

Amendment History


Date	Release	Description
2006/4/13	A0B-0	C2 Sample Run
2006/6/26	A0B-0	C3 Sample Run
2006/9/29	A0B-0	FCS Sample Run

Confidential

合勤科技股份有限公司	
TITLE: P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2	
DRN: 馬永健	DIWG: NO.
CKD: 張豐林	
APPD: 廖正傳	REV: A0B-0
Section TI 7200	
Size: 45-001-000619	Document Number
Date: Friday, September 29, 2006	Sheet 1 of 9




LAYOUT GUIDE:
DUAL LAYOUT



T1
ISOLATION
TRANSFORMER
POTS: LSE CE1069
SUMIDA S3001T(T10120)
ISDN: LSE CE1085
SUMIDA S3002T(T10121)

LAYOUT GUIDE:
DUAL LAYOUT

THIS AREA: USE HIGH VOLTAGE
ISOLATION LAYOUT
GUIDELINES



For P-660HW-D1 & P-660HW-D3 populate values as follows:

Components P-660HW-D1(Annex_A) P-660HW-D3(Annex_B)

R74, R79	232 ohm	1.18K ohm
C28, C35	180pF	220pF
R73, R80	3.32K ohm	196K ohm
C27, C36	270pF	56pF
R72, R81	158ohm	1.1K
C26, C39	180pF	220PF
R71, R82	6.49K ohm	NULL
C25, C40	330pF	NULL
R70, R83	499 ohm	NULL
C24, C41	220pF	Null
R69, R84	4.99K ohm	Null
C23, C42	270pF	Null
R68, R85	158 ohm	Null
C22, C43	180pF	Null
R67, R86	4.02K	Null
C21, C44	470pF	Null
R171, R170	249 ohm	Null
C37, C38	390pF	Null
C31	0.033uF	0.022uF
C30, C33	680pF	330pF
T1	CE1069	CE1085
C32	1uF	0.033uF

Note : NPO Material

Confidential

合勤科技股份有限公司

TITLE:
P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2

DRN: 馬永恆

DWG
NO:

CKD:張愛林

APPD: 廖正傳


REV: A0B-0

Section ADSL HYBRID


Size Document Number
45-401-000619

Date: Friday, September 29, 2006




Sheet 3 of 9



+3.3V



PULSE GENERATOR



Confidential

合勤科技股份有限公司

TITLE: P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2	
DRN: 周永恆	DWG NO.:
CKD: 張慶林	REV: A0B-0
APPD: 廖正傳	
Section POWER	
Size: 45-401-000619	Document Number
Date: Friday, September 29, 2006	Sheet 4 of 9

RESET CIRCUITRY

The diagram illustrates a reset circuitry for an ESP8266. It features two inputs: PORZ (S4) and LPO (S4). The PORZ input is connected to a 4.7K resistor (R115) to VCC and to the input of a 74LVC08 NAND gate (U12D). The LPO input is connected to a 4.7K resistor (R114) to VCC and to the input of a 74LVC14 Schmitt trigger (U13F). The output of U12D is connected to the input of U12C. The output of U13F is connected to the input of U12C. The output of U12C is connected to a 0.1uF capacitor (C118) to GND and a 4.7uF capacitor (C116) to GND. The output of the capacitors is labeled #RESET_N (S1).

DYING GASP CIRCUITRY

The diagram illustrates the DYING GASP CIRCUITRY, which includes two decoupling sections and a main signal processing stage.

Decoupling Sections:

- 74LVC08 DECOUPLING:** A 0.1uF capacitor (CP113) is connected between VCC and DGND.
- LM393 DECOUPLING:** A 0.1uF capacitor (CP114) is connected between VCC and DGND.

Main Circuitry:

- The **GASP** input signal is connected to the non-inverting input (pin 3) of the LM393 comparator (U13A) through a 39K resistor (R122).
- The inverting input (pin 2) of U13A is connected to a voltage divider consisting of a 2K resistor (R120) from VCC and a 1K resistor (R125) to DGND.
- The output of U13A (pin 1) is connected to the input of the 74LVC14 Schmitt trigger (U11C) through a 100 ohm resistor (R123).
- The output of U11C (pin 6) is connected to the input of the 74LVC14 Schmitt trigger (U11D) through a 15K resistor (R121).
- The output of U11D (pin 8) is connected to the **GASP_INT** signal.
- A 1uF/50V capacitor (C115) is connected between the output of U11C and DGND.
- The GASP signal is also connected to a 39K resistor (R124) which goes to DGND.
- A 0.1uF capacitor (CP88) is connected between the GASP signal and DGND.

	for telefonica	not for telefonica
R174	20K 1%	NULL
R175	1K 1%	NULL
R165	1.5K 1%	NULL
R164	4.7K1%	NULL
R173	15K 1%	NULL
C120	NULL	NULL
R163	NULL	0
R176	0	NULL
C116	4.7UF	NULL
C118	NULL	0.1UF
R177	0	NULL
R122	39K	56K
U12	74LVC08	NULL

合勤科技股份有限公司


P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2

DWG
NO:

REV: A0B-0

Size	Document Number 45-401-000619
------	----------------------------------


Date: Friday, September 29, 2006	Sheet 5 of 9
----------------------------------	--------------



D19 NULL
R212 NULL
R213 NULL
D26 NULL

D25 NULL

R242 NULL



合勤科技股份有限公司

TITLE:
P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2

DRN: 馬永恆

DWG NO:	
------------	--


CKD: 張愛林


REV: A0B-0

Section **LED DISPLAY**

Size	Document Number 45-401-000619
------	----------------------------------

Date: Friday, September 29, 2006	Sheet 6 of 9
----------------------------------	--------------





Confidential

合勤科技股份有限公司			
TITLE: P-660HW-D1/D3/D7 P-661HW-D1/D3/D7 VER2			
DRN: 馬永恆		DWG NO:	
CKD: 張俊林			
APPD: 廖正傳		REV: AOB-0	
Section G-663 802.11g WLAN Module Radio			
Size	Document Number 45-001-000619A08		
Date: Friday, September 29, 2006		Sheet 9 of 9	